Unit – III *Pipelining*



Overview

- Pipelining is widely used in modern processors.
- Pipelining improves system performance in terms of throughput.
- Pipelined organization requires sophisticated compilation techniques.

Basic Concepts



Making the Execution of Programs Faster

- Use faster circuit technology to build the processor and the main memory.
- Arrange the hardware so that more than one operation can be performed at the same time.
- In the latter way, the number of operations performed per second is increased even though the elapsed time needed to perform any one operation is not changed.



- Laundry Example
- Ann, Brian, Cathy, Dave each have one load of clothes to wash, dry, and fold
- Washer takes 30 minutes
- Dryer takes 40 minutes
- "Folder" takes 20 minutes

















- Pipelining doesn't help latency of single task, it helps throughput of entire workload
- Pipeline rate limited by slowest pipeline stage
- Multiple tasks operating simultaneously using different resources
- Potential speedup = Number pipe stages
- Unbalanced lengths of pipe stages reduces speedup
- Time to "fill" pipeline and time to "drain" it reduces speedup
- Stall for Dependences

Use the Idea of Pipelining in a Computer



Fetch + Execution



Use the Idea of Pipelining in a Computer $1 \ 2 \ 3 \ 4 \ 5 \ 6 \ 7$

Fetch + Decode + Execution + Write



(a) Instruction execution divided into four steps



(b) Hardware organization

Textbook page: 457

Figure 8.2. A 4-stage pipeline.

Role of Cache Memory



- Each pipeline stage is expected to complete in one clock cycle.
- The clock period should be long enough to let the slowest pipeline stage to complete.
- Faster stages can only wait for the slowest one to complete.
- Since main memory is very slow compared to the execution, if each instruction needs to be fetched from main memory, pipeline is almost useless.
- Fortunately, we have cache.



- The potential increase in performance resulting from pipelining is proportional to the number of pipeline stages.
- However, this increase would be achieved only if all pipeline stages require the same time to complete, and there is no interruption throughout program execution.
- Unfortunately, this is not true.



Figure 8.3. Effect of an secution operation taking more than one clockle.



- The previous pipeline is said to have been stalled for two clock cycles.
- Any condition that causes a pipeline to stall is called a hazard.
- Data hazard any condition in which either the source or the destination operands of an instruction are not available at the time expected in the pipeline. So some operation has to be delayed, and the pipeline stalls.
- Instruction (control) hazard a delay in the availability of an instruction causes the pipeline to stall.
- Structural hazard the situation when two instructions require the use of a given hardware resource at the same time.



Instruction

hazard



(a) Instruction execution steps in successive clock cycles

Clock cycle	1	2	3	4	5	6	7	8	—► Time 9		
Stage											
F: Fetch	F_1	F_2	F_2	F_2	F_2	F_3				Idle periods –	
D: Decode		D ₁	idle	idle	idle	D_2	D_3			stalls (bubbles)	
E: Execute			E ₁	idle	idle	idle	E_2	E_3			
W: Write				W ₁	idle	idle	idle	W_2	W ₃		

(b) Function performed by each processor stage in successive clock cycles





Figure 8.5. Effect of a Load instruction on pipeline timing.



- Throughput is measured by the rate at which instruction execution is completed.
- Pipeline stall causes degradation in pipeline performance.
- We need to identify all hazards that may cause the pipeline to stall and to find ways to minimize their impact.



Quiz



 Four instructions, the I2 takes two clock cycles for execution. Pls draw the figure for 4stage pipeline, and figure out the total cycles needed for the four instructions to complete.